Test new article
Test Antikode Antikode Sub Ops is a Jakarta-based fabless design house. We license silicon-proven embedded RISC-V cores and AI accelerator IP, and we deliver custom RTL and FPGA-to-ASIC services on TSMC 28nm and GF 22FDX. Founded 2018, 47 IPs in production, 220M+ units shipped
Author
Admin
Antikode Sub Ops is a Jakarta-based fabless design house. We license silicon-proven embedded RISC-V cores and AI accelerator IP, and we deliver custom RTL and FPGA-to-ASIC services on TSMC 28nm and GF 22FDX. Founded 2018, 47 IPs in production, 220M+ units shipped
Keep reading
Related stories · Engineering
FPGA-to-ASIC migration: the lessons we keep relearning
Most FPGA prototypes are not ASIC-ready, no matter what the vendor synthesis report says. After 12 tape-outs, here is the short list of things that always bite — and how we now catch them in week one.
Read articleOpen-sourcing our UVM verification templates for RISC-V cores
After cleaning up four years of internal verification IP, we are releasing the templates we use to bring up RISC-V cores from RTL to sign-off. MIT-licensed, on GitHub today.
Read articleProductAntikode RV-32IM Core v1.2 — silicon-proven on TSMC 22ULL assaa
Our flagship 32-bit RISC-V core hits 480 MHz worst-case at 0.72 V on TSMC 22ULL with a 2.1 CoreMark/MHz score. v1.2 ships with hardened debug, JTAG-PMP, and an updated UVM testbench.
Read article